This paper proposed a single-phase seven-level inverter topology with a simple implementation method for level-shifted modulation schemes, which includes two novelty work. One aspect of the work is the proposed inverter topology that integrates a three-time step-up ratio and capacitor voltage self-balance capability. Compared to the existing single-phase seven-level inverters, the proposed inverter reduces the number of power switches and the voltage stresses across them. The other aspect of the work is a new way to implement level-shifted modulation schemes (level-shifted carrier modulation scheme and levelshifted sine modulation scheme) by three basic steps: (1) obtaining modulation logic based on Karnaugh Map technique; (2) determining a level-shifted modulation scheme; and (3) software implementation using the general-purpose input output(GPIO) terminals and CPU timer interruption function of a DSP chip. Therefore, complex trigonometric calculations of the traditional implementation methods for carrier modulation schemes are replaced by simple logic operations of the proposed implementation method, and thus extra logic chips used in the traditional implementation methods are not necessary for the proposed implementation method. Both simulation and experimental results are presented to verify the proposed inverter topology and the proposed implementation method for level-shifted modulation schemes.
I. INTRODUCTION
Single-phase multilevel inverters have caught increasing attention due to a low total harmonic distortion (THD) with low dv/dt, and a small size of output filter. Among various single-phase multilevel inverters, the single-phase sevenlevel inverter is one research topic as it can be used in low power and residential applications with a rating less than 10kW [1] . A single-phase seven-level inverter was developed by cascading three H-bridge circuits [2] . Twelve power switches and three independent dc sources are necessary for the seven-level topology in [2] . A single-phase cascaded seven-level inverter was also proposed in [3] with only six power switches and two diodes. But there are still two independent and asymmetrical dc sources. Reference [4] tried to use only dc source at the expense of adding extra four switches based on the topology in [2] , which increases cost The associate editor coordinating the review of this manuscript and approving it for publication was Jenny Mahoney. and reduces efficiency inevitably. Additionally, the other solution to using one dc source is to adopt a two-stage conversion system with a fronted Boost converter [5] , [6] . However, it requires more sensors and controllers to control the fronted boost converter and the backend inverter. All these requirements bring in extra cost and result in degraded overall conversion efficiency inevitably.
The main challenging task of multilevel inverters is how to reduce the number of components, especially dc sources and power electronic devices to reduce the design and implementation cost as well as the package size [7] , [8] . In addition, the capacitor voltage imbalance issue and voltage step-up inabilities are other major limitations of the existing singlephase multilevel inverters. One way to use only one dc source is using three series-connected capacitors and then a series of single-phase seven-level inverters have been developed in [9] - [14] . The common advantage of these single-phase seven-level inverters is to divide the dc bus voltage into multiple voltage levels to decrease the output voltage harmonics.
However, capacitor voltage imbalance becomes the biggest challenge of these single-phase multilevel inverters. Additionally, a single-phase packed U-cell seven-level inverter with only six power switches, one dc source and one flying capacitor were proposed and analyzed in [15] , [16] . It shows good performance in reducing the number of power electronic components. However, similar to the topologies in [9] - [14] , the produced output voltage magnitude cannot be higher than the dc bus voltage amplitude, i.e., there is no step-up capability. The other way to minimize the number of independent dc sources is embedding switched-capacitor technique in multilevel inverters while also increasing the output voltage levels [17] , [18] . Besides, it has some stepup capability and the inherent capacitor voltage imbalance is not a problem due to the voltage self-balance capability. However, the number of the power switches of these two inverters using switched-capacitor technique in [17] , [18] are a little high.
As for single-phase seven-level inverters, there are three carrier modulation schemes at present. In [3] - [6] , [14] , a level-shifted carrier modulation scheme (called Classic Scheme 1 in this paper) with six triangular carrier signals and one sine reference signal was used. Another level-shifted carrier modulation scheme, called Classic Scheme 2 here, only needs three triangular carrier signals and one reference signal, [9] , [13] . In fact, the two level-shifted carrier modulation schemes (i.e., Classic Schemes 1 and 2) are essentially the same because the level-shifted carrier modulation schemes in [9] , [13] reduce the requirement for half triangular carriers relative to the modulation schemes in [3] - [6] , [14] by taking advantage of the symmetry of the reference sine signal. As is well known, level-shifted carrier signals are difficult to implement in a digital signal processor (DSP) based control board. Hence, Classic Scheme 3, an equivalent level-shifted sine modulation scheme with only one triangular carrier signal and three reference signals was presented in [12] , [18] , which is a good alternative to the previous two level-shifted carrier modulation schemes (i.e., Classic Schemes 1 and 2) as it is much easier to implement in a DSP control board. Although it is believed that the three classic schemes are equivalent but with different implementation approaches, no theoretical proof on this has been reported. In this paper, rigorous analysis will be carried out to prove the equivalence of the levelshifted carrier modulation schemes and the level-shifted sine modulation scheme.
The implementation method of the level-shifted carrier modulation schemes for single-phase seven-level inverters are complex. Taking the modulation scheme in [13] (i.e., Classic Scheme 2) as an example, the obtained switching signal expression represents the duty cycle of each switch. By placing the duty cycle of each switch into each enhanced pulse width modulator (EPWM) with correct configurations in a DSP board, the corresponding switching signal can be achieved. However, calculating the operating period can be complex because the switching angles are obtained with trigonometric or inverse trigonometric calculations, which influences the execution rate of the DSP system. Besides, the EPWM terminals are limited in one DSP board. For example, TI's TMS320F28335 has six pairs of EPWM terminals, which can output 12 pulse width modulation (PWM) signals. During the 12 PWM signals, most of them have some relationships, such as phase-shifted relationship and complementary relationship. As a result, DSP is usually not suitable for outputting many PWM signals with different relationships, particularly when the number of voltage levels increases. That's why as a complex programmable logic device (CPLD) or a field programmable gate array (FPGA) is widely used to extend the output PWM terminals to meet for this condition. However, this will increase cost in that case.
In this paper, a single-phase seven-level inverter topology is proposed based on switch-capacitor technique. It consists of a single dc source, nine power switches, one diode and two capacitors for synthesizing seven output voltage levels. A three-time step-up function and a seven-level inversion are integrated into the topology with a reduced number of power switches. Furthermore, a simple method for implementing the level-shifted carrier modulation scheme and the level-shifted sine modulation scheme is proposed based on Karnaugh Map technique and the general-purpose input output (GPIO) and CPU timer interruption function of a DSP board.
The rest of this paper is organized as follows: Section II introduces the proposed topology and its operating principle. Section III proves the theoretical equivalence of the existing classic modulation methods for single-phase sevenlevel inverters and also analyzes the proposed implementation method for level-shifted modulation schemes in detail. Performance analysis of the proposed inverter is given in Section IV, followed by the simulation and experimental results in Section V to verify the proposed topology and the implementation method for level-shifted modulation schemes. Finally, the conclusion of this paper is drawn in Section VI.
II. PROPOSED TOPOLOGY AND OPERATING PRINCIPLE A. CIRCUIT TOPOLOGY
One popular single-phase seven-level inverter topology presented in [9] , is shown in Fig. 1(a) , where six active switches help convert the input voltage into different voltage levels and the full-bridge circuit changes the polarity of these voltage levels to achieve inversion. Another similar topology was proposed in [10] , shown in Fig. 1(b) . However, six active switches are also needed to convert the input voltage, which is not helpful in reducing cost. To overcome this shortcoming, another seven-level topology was proposed in [11] by using two bidirectional switches, shown in Fig. 1(c) . Each bidirectional switch, composed of one active switch and four diodes, is used to connect the two neutral points N 1 , N 2 and the neutral point of one half-bridge to convert the input voltage into different voltage levels [11] . In Fig. 1(d) , a topology was proposed by using another kind of bidirectional switches [12] . Furthermore, a seven-level topology was also proposed in Fig. 1 (e) where three switches and two diodes serve the function of two bidirectional switches [13] . However, the voltage stress distribution of the bidirectional switches in the three topologies of Figs. 1(c), (d) and (e) are not balanced. Some power switches or diodes need to endure two-thirds of the input voltage while the other switches or diodes are only subjected to one-third of the input voltage. To solve the voltage stress distribution imbalance issue, a single-phase double T-type seven-level topology was proposed based on an improved bidirectional switch, shown in Fig. 1(f) . All the four power switches S 5 -S 8 in Fig. 1 (f) are only subjected to one-third of the input dc voltage [14] .
On the whole, it can be seen from the topologies in Figs. 1(a)-(f) that the dc-link of them is established by three series-connected capacitors. As a result, there is a common issue of unbalanced capacitor voltages for these topologies. References [9] - [12] either did not mention this issue or not addressed it well. The main cause of the common issue among these topologies is that there are no redundant switching states that can be used to adjust the charging and discharging of the three series-connected capacitors. Only in the reference [13] , a voltage-balance control strategy is proposed to overcome the capacitor voltage imbalance issue. However, a high output voltage harmonic distortion ratio is introduced, which can be not acceptable in practical applications. Two single-phase switched-capacitor seven-level inverter topologies were proposed in Fig. 1 (g) and Fig. 1 (h) [17] , [18] . It integrates a 1.5 or 3-time step-up capability, voltage selfbalancing capability, and inversion function. However, like the topologies in [9] , [10] , ten power switches are necessary for the topologies in [17] , [18] . Fig. 2 presents the proposed single-phase seven-level inverter topology, which could be regarded as an improved topology of Fig. 1(h) . Owing to the switched-capacitor technique, voltage self-balancing function and a three-time step-up capability are both achieved. To produce the intended voltage magnitudes and voltage levels and to avoid a large short-circuit current, switch S 9 must be a unidirectional switch that has a reverse blocking capability. Thus, as shown in Fig. 3 , the unidirectional switch could be implemented by using an IGBT without an antiparallel diode or a MOSFET with a series-connected diode, or an inverse block IGBT (RB-IGBT). Taking a MOSFET as an example, the current of switch S 9 can only flow through its drain terminal to its source terminal.
In the proposed topology, the active switches (S 1 , S 2 ), (S 3 , S 4 ), (S 5 , S 6 ), (S 7 , S 8 ) complement each other. U C1 , U C2 represent the capacitor voltages of C 1 , C 2 , U in represents the input voltage, and u ab represents the output voltage. The two capacitors C 1 and C 2 have the same capacitance.
U C1 , and U C2 are balanced to be U in due to the selfbalancing function, which is discussed in Section II. B.
With a certain modulation scheme, we can obtain seven different output voltage levels, i.e., 3U in , 2U in ,
All possible switching states are analyzed in this subsection, shown in Fig. 4 . It should be noted that there are two switching combinations for achieving the two output levels 2U in and −2U in . Equivalent circuits are presented in Fig. 4 , where the bold line means the conduction path. The obtained seven output voltage levels with ten switching combinations are discussed as below.
1) Positive output level 3 U in (Fig. 4(a) ): In the switching state of Fig. 4 (a), the total voltage (U in + U C1 + U C2 ) is applied to the load as the two capacitors C 1 , C 2 are connected in series with the input source U in . The voltage magnitude is approximately equal to 3U in . At this switching state, capacitors C 1 , C 2 are in discharging mode. 2) Positive output level 2 U in (Fig. 4(b) , Fig. 4(c) ): The output voltage level 2U in can be achieved by connecting one of the two capacitors in series with the input source U in . In Fig. 4 (b), the voltage (U in + U C1 ) that is approximately equal to 2U in is applied to the load and the input source U in charges the capacitor C 2 through S 6 , S 8 , S 9 and D. In Fig. 4 (c), the voltage (U in + U C2 ) that is approximately equal to 2U in is applied to the load and the input source U in charges the capacitor C 1 through S 5 , S 7 , S 9 and D. 3) Positive output level U in (Fig. 4(d) ): By turning on S 1 , S 4 , S 5 , S 8 , the output voltage level U in can be achieved and the capacitors C 1 , C 2 are idle, which means they are neither charged nor discharged. 4) Zero output level ( Fig. 4(e) , Fig. 4(f) ): There are two switching states for achieving zero voltage level. During these two switching states, zero voltage is applied to the load and the two capacitors C 1 , C 2 are also idle. 5) Negative output level -U in (Fig. 4(g) ): -U in is applied to the load and the capacitors C 1 , C 2 are idle at this switching state. 6) Negative output level −2 U in (Fig. 4(h) , Fig. 4 
(i)):
There are two switching states for achieving −2U in . In Fig. 3 (h), -(U in +U C1 ) that is approximately equal to −2U in is applied to the load and capacitor C 2 is charged by U in . In Fig. 4 (i), -(U in + U C2 ) that is approximately equal to −2U in is applied to the load and capacitor C 1 is charged by U in . 7) Maximum negative output level −3 U in (Fig. 4(j) ):
The total voltage -(U in + U C1 + U C2 ) that is approximately equal to −3U in is applied to the load and both C 1 and C 2 discharge energy to the load. 
III. PROPOSED IMPLEMENTATION METHOD
As reported in [21] , logic comparators and combinational logic are used to simplify the modulation of a multilevel inverter. However, there is no detailed description of the software implementation and on how the logic expressions are actually developed. In this subsection, a simple implementation method is proposed for the level-shifted carrier modulation scheme and the level-shifted sine modulation scheme with three basic steps: (1) obtaining modulation logic based on Karnaugh Map technique; (2) determining a levelshifted modulation scheme; and (3) software implementation using GPIO terminals and one CPU interruption timer function of a DSP board.
A. MODULATION LOGIC
The logic relations for all switches of the proposed inverter are obtained with three steps as follows:
1) The first step is to determine how many logic comparators are needed. For the proposed seven-level inverter, except zero level, there are six voltage levels in total. But owing to the symmetry of these six voltage levels, only three logic comparators are enough to realize this goal. Besides these three comparators, there is an additional zero-crossing logic comparator between the reference signal and zero. Thus, there are four logic comparators in total.
2) The second step is to determine a truth table for the modulation logic relation. As shown in Fig. 4 , there are two switching combinations b) and (c) for the output voltage level 2U in and two switching combinations (h) and (i) for the output voltage level −2U in . In other words, there are two redundancy switching combinations for the voltage level 2U in and two redundancy switching combinations for the voltage level −2U in . For the proposed seven-level inverter, to reduce switching times and ensure the self-balancing effect, switching combinations (c) and (h) are selected to produce the voltage levels 2U in and −2U in , respectively. 3) The final step is to achieve the logic relations based on the Karnaugh Map. After the first step and the second step, a truth table is developed in Table 1 . In Table 1 , A means the output of the zero-crossing logic comparator between the reference signal and zero, while B, C, and D mean the outputs of the other three switching logic comparators. The switching combinations for A, B, C, and D are determined by the rules that B must be 1 when u ab is ±3U in , C must be 1 when u ab is ±2U in , and D must be 1 when u ab is ±U in . Additionally, an X in Table 1 means either 1 or 0 is acceptable. Therefore, Karnaugh Maps for switching signals S 1 , S 3 , S 6 , S 7 , S 9 can be achieved and then it is easy to obtain the logic relations in Fig. 5 . It is obvious that the obtained drive signals are logic expressions (either 0 or 1) instead of duty cycle values (0∼1). This provides an alternative to implement the modulation schemes in only one DSP board by using GPIO and CPU timer interruption function. No FPGA or analog chips are required.
B. MODULATION SCHEMES
Once the modulation logic relation is determined, a modulation scheme can be easily determined subsequently. As analyzed above, three logic comparators (B, C and D) are utilized to produce high frequency switching signals and the comparator A is utilized to produce the fundamental frequency switching signal. There are two kinds of schemes producing B, C and D. Thus, two modulation schemes are developed and discussed in the following subsection. Fig. 6(a) gives the first modulation scheme (called modulation Scheme I), where the reference signal |m(t)| shown in (3) is compared to three triangular carrier signals C 1 (t), C 2 (t) and C 3 (t) to produce B, C and D. C 1 (t), C 2 (t) and C 3 (t) have the same carrier frequency, The reference signal is expressed by
In (3), A m is the peak amplitude of the reference signal and f m is the fundamental frequency. The switching patterns of S 1 , S 3 , S 6 , S 7 , S 9 are presented in Fig. 7(a) . For the proposed single-phase seven-level inverter, the modulation index m is defined as
When the modulation index m is no more than 1/3, only the lowest triangular carrier signal C 3 (t) is compared to the reference signal m(t). Under this condition, the inverter only operates at the operating stages shown in Figs. 4(d) and (g) and behaves like a two-level H-bridge inverter. If m is greater than 1/3 but no more than 2/3, two triangular carrier signals C 2 (t), C 3 (t) are compared to the reference signal |m(t)|. Under this condition, five output voltage levels can be achieved. If m is greater than 2/3 but less than 1, C 1 (t), C 2 (t) and C 3 (t) are compared to the reference signal |m(t)| to produce seven different voltage levels.
There is another PWM modulation scheme (called modulation Scheme II in this paper). It is different from the modulation Scheme I, in that three reference signals m 1 (t), m 2 (t), m 3 (t) expressed in (5) are compared to one carrier signal C(t) to produce B, C and D. The three reference signals have the same frequency and are in phase but with different offset values as given in (5) .
The modulation index m under modulation Scheme II can be also expressed as shown in (4) . Following the signal pattern shown in (5), Fig. 6(b) and Fig. 7(b) depict the modulation principle and the switching patterns of S 1 , S 3 , S 6 , S 7 , S 9 respectively. If m 1 (t) exceeds the peak amplitude of C(t), m 2 (t) is compared to C(t) until it also exceeds the peak amplitude of C(t). Afterward, m 3 (t) is compared to C(t) until m 3 (t) returns to zero. Once m 3 (t) reaches zero, m 2 (t) is compared to C(t) again until m 2 (t) reaches zero. Finally, m 1 (t) is compared to C(t) again.
By comparing the switching patterns of the two modulation schemes in Fig. 7 , it can be found that modulation Scheme II is equivalent to modulation Scheme I. The difference between them is the way to produce high switching signals B, C and D. One reference signal and three triangular carriers are used in modulation Scheme I while three reference signals and one triangular carrier are used in modulation scheme II. The two modulation schemes are essentially the same as they share the same logic relation shown in Fig. 5 . It should be noted that Scheme I is theoretically the same as Classic Scheme 2 (i.e., one reference signal and three carrier signals) and Scheme II is the same as Classic Scheme 3 (i.e., one carrier signal and three reference signals) which were discussed in the Introduction. The above analysis also proves the equivalence of the three classic modulation schemes (since the Classic Scheme I is obviously equivalent to Classic Scheme II). It should be also noted that the Schemes I and II will use a simpler but more effective implementation, as discussed in the following subsection.
C. SOFTWARE IMPLEMENTATION
In the paper, TI's DSP chip TMS320F28335 is used to implement the two modulation schemes for the proposed inverter. EPWMs of a DSP chip are usually utilized to implement the modulation scheme for a converter. However, the number of EPWMs in a DSP chip is limited and the duty cycle for each switch must be calculated. Additionally, there is another disadvantage in that it is difficult to produce three level-shifted triangular carriers by only using EPWMs. As a result, modulation Scheme I is difficult to implement in a DSP board. To address this disadvantage, CPLD or FPGA is usually used, which increases cost inevitably. Fortunately, the issues discussed above can be easily addressed by using the GPIO terminals and one CPU timer interruption function of a DSP chip. Taking the modulation scheme II in Fig. 6 , its interruption program flow chart is presented in Fig. 8 .
It can be seen from Fig. 8 that three triangular carriers are produced by the CPU timer interruption function. The logic comparator operation can be easily implemented using some simple logic operations and addition and subtraction operations instead of complex trigonometric operations or inverse trigonometric operations. The timer period of the DSP chip TMS320F28335 is set as 10us and 2000 count points are needed to make up a sine reference table. This means that 2000 timer interruptions will be done during a whole fundamental period and then each timer interruption period is 10µs. Hence, the total execution time for a whole fundamental period is 20ms, i.e., the period time of a 50Hz waveform. As the obtained S i (i = 1, 2, . . . 9) is a logic value (0 or 1) instead of a duty cycle, the GPIO terminals are utilized to generate PWM switching signals according to the switching logics. The key configurations for GPIO terminals are given as follows:
if(S i ) GpioDataRegs.GPASET.bit.GPIO i = 1;
(i = 1, 2, . . . 9) else GpioDataRegs.GPACLEAR.bit.GPIO i = 1;
If S i has the logic value 1, the corresponding output GPIO i terminal is set high; Otherwise, it is set low.
IV. PERFORMANCE ANALYSIS A. COMPONENT STRESS AND VOLTAGE VARIATION
According to the theoretical analysis above, the four switches S 5 -S 9 experience voltage stresses that equal to U in while the other four switches S 1 -S 4 experience voltage stresses that equal to 3U in . In addition, a great advantage of the proposed topology is a self-balancing function for capacitor voltages. As shown in Table 1 and Fig. 9 , the two capacitors C 1 , C 2 are charged and discharged for the same time during a whole fundamental switching period due to the symmetry of the reference modulation signal. Thus, the two capacitor voltages are self-balanced. Meanwhile, a three-time step-up ratio is achieved.
To obtain the capacitor voltage variations of C 1 , C 2 , detailed analysis is given as follows:
When the modulation index m is no more than 1/3, the switches S 6 , S 7 , and S 9 are turned off. Thus, the two capacitors C 1 , C 2 are not charged or discharged under this condition. When m is greater than 1/3 but no more than 2/3, the proposed inverter does not output the voltage levels 3U in and −3U in . According to Table 1 , the capacitor voltage of C 1 remains idle when the output voltage levels are 0, U in , and −U in . The voltage of C 1 increases when the output voltage level is 2U in and decreases when the output voltage level is −2U in . On the contrary, the capacitor voltage of C 2 decreases when the output voltage level is 2U in and increases when the output voltage level is −2U in . The voltage of C 2 also remains idle when the output voltage levels are 0, U in , and -U in . The capacitor voltage waveforms under the condition 1/3 < m ≤ 2/3 are depicted in Fig. 9(a) . When m is over 2/3, all seven output voltage levels are achieved. The capacitor voltage of C 1 increases when the output voltage level is 2U in and decreases when the output voltage levels are 3U in , −2U in , and −3U in . The voltage of C 1 remains idle when the output voltage levels are 0, U in , and -U in . The voltage of C 2 , on the other hand, increases when the output voltage level is −2U in and decreases when the output voltage levels are 3U in , 2U in , −3U in . Similarly, the voltage of C 2 remains idle when the output voltage levels are 0, U in , and -U in . The capacitor voltage waveforms under this condition are depicted in Fig. 9(b) . In Fig. 9 , due to the symmetry of the reference modulation signal, there is
Thus, the time period t in which the voltage of C 1 or C 2 decreases can be expressed as follows:
According to (4), (6) and (7), tcan be further obtained
Therefore, the voltage across C 1 or C 2 can be obtained by
where R means the output load and C means the capacitance of C 1 and C 2 . It can be concluded from Fig. 4 that the capacitor C 1 is charged only when switchesS 5 , S 7 , S 9 are turned on and the capacitor C 2 is charged only when switches S 6 , S 8 , S 9 are turned on. For simplicity, the diode D is assumed to have a voltage drop U D . By ignoring the on-state resistance of power switches and parasitic resistors in the circuit, the maximum capacitor voltage for C 1 and C 2 can be achieved as follows:
Therefore, as shown in Fig. 9 , the capacitor voltages of C 1 and C 2 can be calculated by
Besides, the voltage ripple of C 1 or C 2 could be easily achieved based on (11) .
The three-time step-up ratio and self-balancing function of the proposed topology depend on the utilization of the switched-capacitor technique. However, the switched-capacitor technique used in the proposed inverter may exert some extra inrush current stress on the power switches. As shown in Fig. 2 , the extra inrush currents on the switches S 5 -S 9 and the diode D are caused by the voltage difference between the input source and C 1 and the voltage difference between the input source and C 2 . During the operating states of Fig. 4(c) and (h), C 1 and C 2 are both charged by U in , which is the main cause for an inrush current on the switches. Defining r c as the equivalent series resistance and r on as the on-state resistance of the switches, the capacitor current can be derived as
According to (8) , (12) and (13), the capacitor current is related to the modulation index m and the parasitic parameters of the power components.
B. POWER LOSS CALCULATION
For switched-capacitor converters, there are three types of power losses, including switching losses, conduction losses, and capacitor distribution losses. In capacitor charging or discharging cycles, capacitor distribution losses are produced due to the voltage difference between capacitors. The distribution losses are directly proportional to the capacitance and the capacitor voltage ripple [22] . Thus, the capacitor distribution losses of the proposed inverter can be estimated by
where f s is the switching frequency and u c is the voltage ripple of the capacitors C 1 and C 2 . The conduction loss of the proposed inverter is caused by the parasitic parameters, including the on-state resistances of the switches and the forward voltage drops of the diodes. For the main power circuit with load R, there are three different conduction paths. Fig. 15 shows the switching states according to the relative position between modulation signal and carrier signal during one switching period T s . As T s is much smaller than the fundamental period, the modulation signal can be deemed as a straight line during T s . In this way, the on-state ratio k 1 in the operating states of Fig. 4(d) and Fig. 4(g) , the on-state ratio k 2 in the operating states of Fig. 4(c) and Fig. 4(h) , and the on-state ratio k 3 in the operating states of Fig. 4(a) and Fig. 4(j) , can be obtained, respectively.
For the operating states of Fig. 4(d) and Fig. 4(g) , four switches are conducting and the conduction loss P con_1 can be calculated by
For the operating states in Fig. 4(c) and Fig. 4(h) , four switches are conducting and the conduction loss P con_2 is
In Fig. 4(a) and Fig. 4(j) , four switches are conducting and the conduction loss P con_3 is given by
According to (15)- (20) and (6), the total conduction loss P con of the proposed inverter can be calculated by 
The switching loss of one power converter can be estimated from the charging and discharging processes of the parasitic capacitance between the drain terminal and the source terminal of the MOSFETs [22] .
where C ds and V b are the parasitic capacitance and the maximum block voltage of each switch, and f s means the switching frequency of the switch. As the block voltages of S 5 -S 9 are all equal to U in and the block voltages of S 1 -S 4 are all equal to 3U in . Therefore, the total switching loss P sw can be calculated by
where C ds1 means the parasitic capacitance of S 5 -S 9 and C ds2 means the parasitic capacitance of S 1 -S 4 . Finally, the total power loss P total is calculated by P total = P dis + P con + P sw (24) C. COMPARATIVE ANALYSIS Performance comparisons among the proposed topology and the existing topologies are presented in Table 2 , where N S and N D are the number of power switches and diodes, respectively. Two similar topologies were presented in [9] , [10] with small voltage stresses across S 5 -S 10 , but ten switches are necessary for these topologies. Another interesting topology was proposed in [11] with only six power switches but eight power diodes were needed and four diodes bore higher voltage stress of 2/3U in . The topology in [12] is another type of the topology in [11] with eight power switches and without any diodes. However, there are still two switches bearing the high voltage stress of 2/3U in . In the topology in [13] , two switches bear the high voltage stress of 2/3U in . All the topologies mentioned above have the same dc-link that is established by three capacitors in series. The unbalanced capacitor voltage issue has been overcome in [13] at the expense of increasing output voltage harmonics. Compared to the topology in [17] , [18] that needs ten power switches, the proposed inverter saves one switch while also having self-balanced capacitor voltages and a three-time step-up capability. Comparative analysis of modulation schemes among different single-phase seven-level inverters is presented in Table 3 , where N ca and N sin are the number of triangular carriers and the number of reference sine signals used in the modulation schemes, respectively. The modulation schemes in [3] - [6] , [9] , [10] , [12] - [14] are difficult to implement by only using EPWMs due to complex logic relations for some switches. As usual, EPWMs are utilized to output some key logic signals, such as A, B, C and D in Fig. 6 , while some logic devices are used to implement complex logic operations. However, this implementation method more or less increases the design cost. On the other hand, for the selected harmonic eliminated (SHE) modulation method [23] , the switching angles related to the modulation index must be calculated in order to obtain duty cycle for each switch. For instance, as shown in Fig. 9(b) , two basic switching angles θ 1 and θ 2 for achieving seven voltage levels must be obtained first. Then, the duty cycle for each switch can be obtained using inverse trigonometric operations, which greatly increases the calculation burden for a DSP board.
In terms of the presented two modulation schemes, a truth table with all the selected switching combinations has been built from which the logic expression for each switch can be readily obtained. Therefore, for the proposed modulation schemes, simple logic operations are needed instead of additional logic devices or complex inverse trigonometric operations. As a result, the design cost is reduced and the calculation burden for a DSP board is reduced. Additionally, it can be found that the two modulation schemes are equivalent by using the proposed modulation implementation method. In other words, the existing all carrier modulation schemes introduced in Section I are all equivalent essentially.
D. CLOSED-LOOP CONTROL
The closed-loop control of the proposed single-phase seven-level inverter is implemented based on a proportional resonant (PR) controller with the resonant peak at the fundamental frequency 50Hz. The overall block diagram of the closed-loop control is presented in Fig. 11 with the PR controller structure given as:
where k p is the proportional gain, k r is the resonant gain, w c is the cut-off frequency, and w o is the fundamental radian frequency [24] . According to bilinear transformation (26) in the reference [25] , the expression (25) could be discretized into (27).
where 1/T means the control frequency of the PR controller and the parameters a 0, a 1 , a 2 , b 0, b 1 , b 2 are 
Therefore, a difference equation can be obtained as:
In expression (29), u(k), u(k − 1), u(k − 2) represents the output signals at the moments k, k − 1, k − 2 and e(k), e(k −1), e(k −2) represents the corresponding error signals at the moments k, k −1, k −2, respectively. The expression (29) can then be used in the DSP board to realize the PR control for stabilizing the output voltage of the proposed inverter.
V. SIMULATION AND EXPERIMENTAL VERIFICATION A. SIMULATION RESULTS
A simulation model based on Matlab/Simulink and an experimental prototype based on TMS320F28335 were built according to the parameters in Table 4 . It should be noted that u o means the output voltage after the LC filter and i o means the output current of the proposed inverter. The simulated output voltages in Fig. 12 show that the output voltages under the proposed two modulation schemes are the same. The same distribution of the output voltage harmonics in Fig. 13 further verifies this. The capacitor voltages in Fig. 14 show that the proposed inverter has a self-balancing function as the average capacitor voltages are the same. Besides, the capacitor voltage shapes agree with the theoretical analysis in Section IV.A. The inrush capacitor currents shown in Fig. 12 are both up to 2.2A during steady state. The inrush current of C 1 occurs when the output voltage u ab changes from the voltage level +U in to the voltage level +2U in , and the inrush current of C 2 is generated when the output voltage u ab changes from the voltage level -U in to the voltage level −2U in . Overall, the inrush capacitor current in the experiment is acceptable. Fig. 15 presents the experimental prototype of the proposed inverter according to the experimental parameters in Table 4 . In the PR controller, k p is 0.0001, k r is 1.0, w c is 5 rad/s, and w o is 314.15. Fig. 16 shows the output voltages and the capacitor currents of the proposed inverter with both modulation Schemes I and II. It can be found that the same output results are achieved by using the two level-shifted modulation schemes. The two capacitor voltage shapes in Fig. 16 match the theoretical results in Fig. 9 and the simulated results in Figs. 12 and 14 . It can be also seen that the inrush current of C 1 is generated when the output voltage u ab changes from the voltage level +U in to the voltage level +2U in , and the inrush current of C 2 occurs when the output voltage u ab changes from the voltage level -U in to the voltage level −2U in . Overall, the inrush currents of the two capacitors are both around 2.0A, which basically matches the simulation results in Fig. 12 . Furthermore, as shown in Fig. 17 , the operating period of each CPU timer interruption process in the two level-shifted modulation schemes is nearly the same: one is 4.1µs and the other is 3.9µs. All of these results verify that the two level-shifted modulation schemes are equivalent by using the proposed implementation method.
B. EXPERIMENTAL RESULTS
The dynamic results of the proposed inverter under a load step from 47 ohm to 23.5 ohm, are also given in Fig. 18 . It can be found that the output voltage of the proposed inverter keeps stable under a load step condition. Under this condition, the output current i o increases by two times during several milliseconds, which indicates a good dynamic response of the closed loop control.
The voltage stresses across all the switches and the capacitor voltages under the modulation Scheme II are presented in Fig. 19 . It can be found that except for the four switches in the H-bridge circuit, all the switches experience a voltage stress that is nearly equal to the input voltage 30V. In the H-bridge circuit, the voltages of the four switches S 1 -S 4 display a four-level voltage shape. Though the largest voltage level is around 90V, the switching voltage (voltage jump) is only 30V. This indicates that dv/dt for each switch is small. These results match the theoretical analysis in Section IV.A. Overall, all of these output results verify the correctness and feasibility of the proposed topology and the proposed simple implementation method for level-shifted modulation schemes.
The efficiency curve of the inverter was given in Fig. 21 . The conversion efficiency of the inverter is over 95.27% at light load and 92.12% at full load (i.e., 23.5 ohm for the 150W power rating). Most power loss is the distribution loss in the switched-capacitor networks. As shown in Fig. 14, the voltage ripple of C 1 or C 2 is 0.8V. The parasitic capacitance C ds1 of the switches S 5 -S 9 (NCE0128D) is 300pf Other key voltage waveforms of power switches, diodes, and capacitors with modulation scheme II. and the parasitic capacitance C ds2 of the switches S 1 -S 4 (FDB14N30) is 133pf. Besides, the conduction resistance of S 5 -S 9 (NCE0128D) is 0.014ohm and the conduction resistance of S 1 -S 4 (FDB14N30) is 0.024ohm. The equivalent series resistance of C 1 or C 2 is 0.1ohm. Based on the parameters and the formulas (14), (21) , and (23), the capacitor distribution loss, conduction loss, and switching loss of the proposed inverter with full power load can be achieved using Mathcad software as follows: 7.52W, 2.76W, 0.57W. And the power loss distribution of the inverter with full power load is also given in Fig. 20 . It can be found that the capacitor distribution loss dominates in the total power loss, while the switching loss is much smaller, which nearly could be ignored. Finally, the conversion efficiency of the proposed inverter with the full load is 92.81%. In the experiment, the tested efficiency of the inverter with the full load is 92.12%, which basically match its theoretical value.
VI. CONCLUSION
A single-phase seven-level inverter topology with a reduced number of power components and mitigated voltage stresses has been proposed in this paper. The proposed inverter has a three-time step-up ratio and is equipped with the capability to self-balance the capacitor voltages for the embedded switched-capacitor networks. Rigorous analysis is given on the existing modulation schemes for single-phase seven-level inverters. A new and simple carrier implementation method for the existing level-shifted modulation schemes has been proposed by using simple logic operations and GPIO function of a DSP chip. Logic operations of all gate drive signals can be achieved by using Karnaugh Map technique based on the switching states of the proposed inverter. This implementation method featuring reduced requirement of DSP resources can be used for any other single-phase multilevel inverters. Additionally, regarding the proposed implementation method, the existing level-shifted modulation schemes are verified to be functionally equivalent. Due to these features, the proposed inverter is a competitive alternative to the existing two-stage single-phase inverter with a fronted Boost converter. However, considering the inrush current caused by the switched-capacitor technique, the proposed topology is not suitable for high voltage applications. Besides, the power efficiency of the proposed inverter is not satisfactory due to the large distribution loss. Higher efficiency should be achieved by reducing capacitor distribution loss.
